The pseudoexhaustive testing (PET) scheme is a economic approach to test a large embedded PLA. In Wi paper, we propose an efficient algorithm named lower overhead PET (LOPET) to partition the product lines. By applying our algorithm. both the area overhead and test length are reduced significantly. Iargcr but fewer groups than the PET. Since the area overhead and number of test patterns are proportional to the group number, the MPET has a lower area overhead and fcwer test patterns than the PET, while keeps other performance unchanged.
input and product Lies are tested exhaustively. Since cvery group needs only one shift register cell, the area overhead of the PET is less than earlier designs.
The most important step of the PET synthesis is the partitioning of product lines. However, the result is not satisfactory. For example, the PLA [inl] (rcfcr to TABLE 1) which has 106 product lines is partitioned into 103.groups. The root of rlie problem is that the partitioning rule only considers the OR plane conditions, resulting in a rule that is too harsh. In this papcr, we propose a new grouping method called lower overhead PET (LOPET) PLA. which loosens the OR plane condition while makes some restriction on the AND plane. The LOPET results in Iargcr but fewer groups than the PET. Since the area overhead and number of test patterns are proportional to the group number, the MPET has a lower area overhead and fcwer test patterns than the PET, while keeps other performance unchanged.
In the next section, we describc the preliminaries. Section 3 is our proposal. In section 4. the partitioning algorithms and There are various types of IC chip fabricdon technologies.
Our proposal can be applied to all of them. In this paper, dl the examples are assumed to be fabricated by nMOS technology. In order to simplify our dircursion, we have to define the "characteristic matrix" of a PLA. Assume a PLA with n input lines. p product lines. and m output linsr.
Definitwn -Cluyocruirlic Matrix qfa P U : The chrracteristk matrix of a PLA is a p-by-(n+m) matrix denoted by M whose entries KG defied M follows : M(ij)-= 0 if a device exists on the intersection of the ith product line and the tnre bit line of the jth input line. M(ij) =1 if a device exists on the intersection of the ith product line and the complement bit line of the jth input line. M(ij) = 2 if no device is on the intersection of the ith product line with either the true or complement bit line of the jth input l h . M(ij) = 3 if no device exists on the intersection of the ith product line and the (j-n)th output lie. M(ij) I 4 if a device exists on the intersection of the ith product line and the (j-n)th output line. Fig.l(b) shows the characteristic matrix of Fig l(a) . The' notation of characteristic matrix can &o be applied to a group of product lines. Fig.2 is the PET form of Fig l(a) . In normal operation, all the cells of the shift registers and the TEST signal are set to 0. During Wting, UKI control input called TEST is set to 1 to discoMect h e P m PLA from other circuits on the chip. The counter starts counting to apply test patterns. The function of the signature analyzer is to compress test data which may result in some loss of fault coverage. The mahi spirit of the PET is the adding of two shift registers associated with the inputs and product lines. These two shift registers logically partition the AND plane of a PLA into blocks (see dot l.ines in Fig 2) . For each register. only one cell is at 0 and the rest of them are at 1. Thus. each time only one block is activated, and the counter applies exhaustive pattems on the block. In order to make the test patterns minimal. the input group size (counter length) is fixed to 2. So. four possible input combinations are applied to the activated block. Since the rest of the input shift register cells u e set to 1, the corresponding bit lines are all set to 0. For the NOR gate feature of the nMOS. all the crosspoint faults on the block can be sensitized and propagated through the AND plme. The above procur would scan through a11 the blocks via the control of the two shift registers.
In order to propagate the AND plane crosspoint faults through the OR plane and to detect the OR plane crosspoint faults, some rules must be applied to partition the product lines into groups. If we use the characteristic matrix to describe a group, the experimental rcsults on 30 PLA's are given. Section 5 is the conclusions.
partitioning Nle can be stated as follows :
om "4 ".
I n a group, every column 4th OR plant can have at most According to [l] 
2L"d
In order to reduce the group number, we have to loosen the OR plane condition. The new rule is : Rule 1 : In a group, every product line must have at least one mono-device.
According to [l] , all the crosspoint faults on the AND plane part of a product line will be propagated via the mono-device of this product line. Therefore. we just have to consider the OR plane faults. Unlike the PET, our proposal permits OR plane to be overlapped, that means some columns may have more than one "4". When the overlap occurs, some OR plane crosspoint faults may be masked and turn to be untestable. As shown in Fig 3 . the f2 and f5 are overlapped. In order to detect all the crosspoint faults on the OR plane. we must make some restriction on the AND plane.
is used to find the vertices in one cube (or list of cubes), but not in a second cube (or a l i t of cubes).
For example, given two lists of cubcs A and B :
Then, C consists of all the vertices which are containcd in A. but not in B. In this paper, the sharp operation between product terms is defied to take sharp operation on every input group separately.
When the results of # operation are null sets for every input group, we use a notation "$" to represent such a condition. We shall use the following example to show how the restriction on the AND plane is made. Originally there are only p1 and p4. Since it can meet the PET condition, there is no problem. When the p6 is added, overlap occurs. We can find that only the crosspoint faults on the overlapping columns may be masked. Let's take a look at the f2. If we want to detect "b", there must bc some patterns to let p4 on but p6 Off. In Other words, p4 # pg * $.
By the same way. we can Find : To detect "c" + Pg#P4f 4. To detect "a", there must be some patterns to let p1 on but p4 and p6 off. In other words, p1# @4 U pg) * $.
The above process must be taken for f5 in the same manner. If all the above conditions are met, we can include p6 into the group. Now, we can define the AND plane conditions as follows : Rule 2 : In a group, for every column which has more than one "4", the following condition must be met : a) Every product line which has "4" on this column must sharp to the union of the other product lines which also have "4" on this column, and the result CM not be 4. b) Every product line which has "3" on this column must sharp to the union of all the product product h e 6 which have "4" on this column. and the result can not be 4.
If both Rule 1 and Rule 2 are met, the group is an LOPET group.
Exumple 1 : Fig 4 shows the LOPET form of Fig l(a) . Let's check its correctness: For the Group 1, the mono-device of p1, p4, p6 is onfl. f4, f3 respectively. Therefore, the Rule 1 is met. From the above discussion, we have : p1 = 02 I 10 I02 p4 = 20 I 12 I22 p6 20 I 21 120 p4 # p6 for f2 :
Group 1 meets the WPET des.
In the same manner. the correctness of Group 2 can also be proved. Thus, in this example, the LOPET reducer the group number from to 2. For a luge PLA, the effect of the LOPET is significant. as shown in the next section. Now, let's discuss the fault coverage of the LOPET. Lemma 1 : All the crosspoint faults on the AND plane can be detccted in an LOPm PLA. proof : Assume the faulty crosspoint cij is the interrection of input xi and product line p'. the key point to detect cij is : Except the device on cij, all the devices on the AND plane part of pj must not be activated. When the block containing cij is activated, all the bit lines of the inactivated input groups are set to 0. No devices on these inputs are activated. Since the test pattems for the activated block are exhaustive. we can set all the inputs of the block except ca. to some values which don't activate any devices on the intersection of p. and these inputs. Now, for qj. we can tesl the 2+l or 1+2 fault by setting xi to 0. and 2 4 0 or 042.fault can be tested by setting xi to 1. The a h v e condition will cause the pj to be improperly on or off. and the outputs corresponding to the mono-devices of p' will also be improperly on or off. So. cij is detected.
Q.E.D. Lunmo 2 : All the single crosspoint faults on the OR plane can be detected in an LOPET PLA.
proof : According to the discussion of the Rule 2. we can conclude that the Rule 2 can guarantee to detect all the crosspoint faults on the OR plane. For instance. in Example 1, p1# @4 U pg) = 01 I 4 I bit lines and product lines must be propagated by causing the corresponding product lines to be improperly on or off. Every time a product line in the PET is improperly on or off, a11 the mono-devices of lhi product line will output the error signals.
Since every product line in the LOPET has monodevices, we can conclude Uut if Ihc PET CM detect the fault stated in this lemma, then the LOPET can detect them as well. Therefore, the proof of this lemma is the same as the PET condition which is given in ~7 1 .
Q.E.D. Lc"a 4 : All the single bridging faults between adjacent output lines can be detected in an LOPET PLA.
proof : Assume two adjacent output lines are bridging. There must exist at least one product l i e which has crosspoint "34" or "43" on these two outputs. The test pattans which detect the above "3" will set these two outputs to be 0.1 or 1,O. Thus, the bridging can be detected.
Q.E.D.
Lemma 5 : All the single output line stuck-at 0 faults CM be detectedinanMPETPLA.
proof : For any "4" .on the output line, the test patterns which detect this "4" will set the output to 1. Thus, the output stuck-at 0 is detected.
Q.E.D.
Lemma 6 : If there is at least one "3" on an output line, this output l i e stuck-at 1 can be detected in an LOPET PLA. proof : For any "3" on this output line, the test patterns which detect this "3" will set the output to 0. Thus, the output stuck-at 1 is detected. Q.E.D. The only kind of faults that the LOPET can't detect is : When every crosspoint of M output line has a device, the output line stuck-at 1 may not be detected. Such a condition is unlikely to happen. If happcns, The LOPET CM detcct such a condition. We just need to arbitrarily choose one group, and arbitrarily partition it into two groups. Then, the problem is solved. Assume we partition group X into group Y and group Z. According to Rule 2. there must be at least one pattern which turn on one product line but turn off all the other product lines in group X. Assume the above mentioned product line, which is uniquely on, is in group Z.
Then, the pattcms which make the product line in group 2 uniquely on will turn off all the product lines in group Y. Therefore, we can detect the originally undetectable fault by these patterns. The above method only need to add a shift register cell. While for the PET, such a condition is a nightmare. Since the group number is equd to the poduct number.
From Lemma 1 -6 and the above discussion.we have the following theorem. Theorem 1 : All single crosspoint faults, all single stuck-at faults on bit lines,product lines, and output lines, and all single bridging faults between bit lies. product lines. and output lines are detected From Theorem 1,we can find that the LOPET has the same hl u)PETPLA. fault coverage as the PET.
P *
.. . Now, we want to see how good the LOPET CM improve from the PET. The problem can be stated as follows : "Given a PLA, we want to find a partitioning algorithm that can result in minimum number of groups. In the same time, every group must meet both Rule 1 and Rule 2 of the LOPET."
At first, we used a simple heuristic algorithm called SCAN to partition the product lines, which is stated as follows :
Step 1: Start a new group.
Step 2 Scan hough the PLA. If a product Line can be added to the group and meets the LOPET conditions, this product l i e is included into the group d deleted from the PW. When d the product lines are scmmed, a group is completed.
Step 3: If the PLA still has poduct lines, go to step 1. Elre stop.
The SCAN is similar to the partitioning algorithm used in [ 101. the only diffaence is that the puping conditi0n.b changed from the PET to the LOPET. We have applied the SCAN to 30 P W s [18] which all have U least 15 inputs. These PLA's w a e also used in [lo] . There are various PLA logic minimization algorithms which may result in diffaent outcomes. In this paper, we used the ESPRESSO.MV algorithm [19] . The little diffaence of the results between ESPRESSOMV and the algorithm used in [lo] is negligible. As the result, total groups for the SCAN are 989,which are much less than the PET. This result has proven the effectiveness for the loosen of the OR plane condition. With an attempt for further reduction of the group number, we use the results of ESPRESSOMV to run a program called REST [ZO] . The REST is a PLA restructure algorithm which CM increase the distance between product liu while keeps the logic function of the PLA unchanged. Since the ditanw ir increase. the problbity for Ihc LOPET sharp operation to be is reduced We une the results of REST to run SCAN. The results have only 962 groups. Since the PET has no concern with the personality of the AND plane. the REST has no effect on the PET.
Extensively investigating the results. we found another weak point of the SCAN. Since the SCAN merely scans chtough the PLA to choose product lines for grouping, thae may exist a problem : 'Those product lines, which are easy to be grouped with others. propose a REVERSE algorithm explained as follow :
Step 1: Run the SCAN algorithm. This step is used to sort the PLA. The 'easy' product lines will float on the top, while the 'hrrd' product lines will sink to the bottom.
Step 2 Reverse the order of the product lines in the PLA. Now, the 'hard' product lies are at the top. and the 'easy' product lines are at the bottom.
Step 3: Run the SCAN algorithm. The 'hard' product lines will be grouped fist. Based on the REVERSE algorithm, we have the following modification :
Step 1: Run the SCAN algorithm. Thii step is used to sort the
Step 2: Reverse the order of the product lines in the PLA.
Step 3: Use the SCAN to extract one group from the PLA. If the
Step 4: Reverse the order of the product lies in the PLA. Goto
The above recursive algorithm is called REVERSEl. . we only consider the input group size of 2 in the above discussions. Now, we want to discuss the effects of increasing the input group size. Since the PET product line grouping rule has no concern with the AND plane conditions. the product line group number does not change when the input group size is increased. However, for the LOPET. if the input group size is increased from 2 to 4, the possible input combinations for each input group are increased from 4 to 16. Therefore, the possibility for the result of sharp operation to be $ is reduced. Such effects are similar to that of the REST algorithm. We get the results of the REVERSE1 algoritJun with input group size from 3 to 10. Comparing with the results of only considering Rule 1, we CM find that the restriction of Rule 2 has h o s t vanished. Again, we choose the best results of each PLA, and find that the total group number is 890. Of course, there are some disadvantages when the input group size is increased. First of all. we can find that the number of test patterns is increased. But for a BIST PLA. test pattern number under 1M is acceptable. Moreover, when the length of the counter in Fig.4 is increased, it may also induce some routing problems. By evaluating the various outcomes, a designer can have the flexibility to choose an appropriate input group size.
Conclusipns
In this paper, we propose a new algorithm called LOPET to improve the original PET algorithm which was claimed to be the best in this area. The key point for the PET algorithm is to partition the product lines into groups. The area overhead and test pattern number are proportional to the group number. Both the PET and the LOPET use the mono-device concept to propagate the faults. but the PET only considers the OR plane conditions, which results in small group size and large group number. The LOPET. which considers both the AND plane and the OR plane conditions, has fewer groups than the PET. We have proven that the LOPET can detect all the single crosspoint , bridging, and stuck-at faults which are the same as the PET. We also have explicitly developed a series of heuristic algorithms. At first, a simple algorithm called SCAN is proposed. Besides. the PLA restructure algorithm which CM increase the distance between product lines so as to reduce the group number is also introduced. Finally, we propose the REVERSE algorithm for the further reduction of the group number. For 30 benchmark examples. the LOPET PLAs have less area overhead and test patterns than the PET PLAs, while keep other performance unchanged. The group number reduction ratio is 39.2%. The shift register cell reduction ratio is 28.6%. The test pattern reduction ratio is 33.8%. When the input group size is increased, the restriction of Rule 2 almost vanishes, and the group number is further reduced. Fig. 1 
